Abstract. High temperature characteristics of 4H-SiC power JFETs and DMOSFETs are presented in this paper. Both devices are based on pn junctions in 4H-SiC, and are capable of 300 o C operation. The 4H-SiC JFET showed very predictable, well understood temperature dependent characteristics, because the current conduction depends on the drift of electrons in the bulk region, which is not restricted by traps in the MOS interface or at the pn junctions. On the other hand, in a 4H-SiC DMOSFET, electrons must flow through the MOS inversion layer with a very high interface state density. At high temperatures, the transconductance of the device improves and threshold voltage shifts negative because less electrons are trapped in the interface states, resulting in a much lower MOS channel resistance. This cancels out the increase in drift layer resistance, and as a result, a temperature insensitive on-resistance can be demonstrated. The performance of the two devices are compared, and a discussion of issues for their high temperature application is presented.
Introduction
Silicon Carbide is a very attractive material for high temperature devices. Due to its wide bandgap, the carrier generation in silicon carbide is negligible for temperatures up to 300 o C, which results in a very small leakage current in a reverse biased pn junction. Therefore, junction isolation is sufficient for high temperature operation of silicon carbide electronic devices, while dielectric isolation must be used in high temperature silicon devices. This is a significant advantage for silicon carbide because several high voltage power device structures, most of which are vertical devices based on the PiN structure, can be developed for high temperature applications, where only SOI based lateral device structures are available in silicon. 4H-SiC power MOSFETs have attracted a lot of attention because it offers normally-off operation and a high impedance gate, which is much easier to control. However, the operating temperature of a 4H-SiC power MOSFET is limited to <300 o C due to poor reliability of the gate oxide at elevated temperatures. In addition, the specific on-resistance values of the 4H-SiC MOSFETs are relatively high due to their low MOS channel mobility. On the other hand, the operation of a 4H-SiC JFET does not depend on gate dielectric layers. Hence, the operating temperature of a 4H-SiC JFET can be much higher than that of a 4H-SiC MOSFET. In addition, the transconductance values in 4H-SiC JFETs are much higher than those in 4H-SiC MOSFETs. Therefore, the JFET channel resistance accounts for only a small fraction of the total on-resistance. However, JFETs are typically normally-on devices, which is not a desirable feature for many power system designers.
In this paper, the characteristics of 4H-SiC power MOSFETs and JFETs are presented and compared. Both devices are capable of blocking high voltages, in excess of 600 V. The on-state characteristics and blocking characteristics are measured for temperatures ranging from room temperature to 300 o C. The temperature dependence of the on-resistances and leakage currents, as well as overall performance, are compared for the two device types. Fig. 1 shows the simplified cross-sections of a 4H-SiC power JFET and a 4H-SiC DMOSFET. The two structures look very similar because both are based on implanted p-wells. The difference between the two structures is in the formation of lateral channels. In the 4H-SiC JFET, an n-type epilayer is grown on the p-wells to form the lateral channel regions, whereas in the 4H-SiC DMOSFETs, MOS inversion channel layers on the p-wells are utilized instead.
Device Structures
The 4H-SiC JFET is turned on when the top gate is shorted to the source. Electrons flow from the source contact into the n + source regions, then flow laterally through the lateral JFET channel. The electrons then flow through vertical JFET regions, which are formed by two adjacent p-well regions, through the lightly doped drift layer, and then finally, to the drain contact. The thickness of the lateral JFET channel is defined by the thickness of the n-epilayer and the widths of depletion regions formed by the n-channel and p-well (bottom), and the n-channel and top p + gate (top). To turn the device off, a negative voltage is applied to the top gate (with respect to the source) and the depletion region expands. The device is completely off when the top depletion region touches the bottom depletion, pinching-off the n-channel layer. The 4H-SiC DMOSFET operates in a similar way. The device is turned on when a positive gate bias (greater than the threshold voltage) is applied, and an inversion layer forms under the gate oxide. The device is turned off when the gate bias falls below the threshold voltage, at which point the inversion channel disappears. Fig. 2 shows the room temperature I-V characteristics of a 4H-SiC JFET. The active area of the device was 0.0465 cm 2 . An epilayer with a doping concentration of 5x10 15 cm -3 and a thickness of 12 µm was used as drift layer, and a cell pitch of 24 µm was used. With a V GS of 0 V, a specific onresistance (R on,sp ) of 10 mΩ⋅cm 2 , and an on-current of 10 A (= 215 A/cm 2 ) were measured at a forward drop of 2.25 V. The device was able to block 1.8 kV with -33 V on the gate. The theoretical parallel plate E-field of the drift epilayer at this voltage is calculated to be 2.1 MV/cm. Fig. 3 shows the R on,sp , measured at a V DS of 0.2 V and a V GS of 0 V, as a function of temperature. The R on,sp increased by a factor of 5 to 50 mΩ⋅cm 2 at 300 o C. This is due to the increase in drift layer resistance caused by a decrease in bulk electron mobility [1] , and a factor of 5 increase in R on,sp is in good agreement with previously published data on carrier mobility in 4H-SiC [2] .
Device Characteristics

Silicon Carbide and Related Materials 2006
Fig . 4 shows the room temperature I-V characteristics of a 4H-SiC DMOSFET. The active area of the device was 0.0276 cm 2 . An epilayer with a doping concentration of 6×10 15 cm -3 and a thickness of 12 µm was used as the drift layer, which is very close to that used for the JFETs. To compensate for the low MOS channel mobility, a high density design was used for the 4H-SiC DMOSFETs, which resulted in a much tighter cell pitch of 13.5 µm. A R on,sp of 11 mΩ⋅cm 2 was measured with a V DS of 1 V and a V GS of 15 V, which corresponds to a gate oxide E-field of 3.0 MV/cm. An on-current of 5 A (= 181 A/cm 2 ), was observed at a V DS of 1.9 V. The device showed stable avalanche characteristics at a V DS of 2 kV with a V GS of 0 V. Fig. 5 shows the R on,sp of the 4H-SiC DMOSFET as a function of temperature. The R on,sp increased by a factor of 2, to 20 mΩ⋅cm 2 at 300 o C. The MOS channel resistance in the 4H-SiC DMOSFET, with a fixed gate bias (V GS =15 V), decreases at elevated temperatures because of the negative shift in threshold voltage and the increase in MOS channel mobility [3] . The decrease in the MOS channel resistance cancels out the increase in drift layer resistance. As a result, 4H-SiC DMOSFETs can exhibit a relatively temperature insensitive R on,sp . It should also be noted that the R on,sp of the 4H-SiC DMOSFET is much lower than that of the 4H-SiC JFET at 300 o C. This is due to the tighter cell pitch of the DMOSFET, which also reduces the vertical JFET resistance and spreading resistance of the DMOSFET structure [4] . Fig. 6(a) shows the leakage current of the 4H-SiC JFET in the off-state for temperatures ranging from room temperature to 300 o C. A V GS of -33 V was used for the measurements. The drain voltage was limited to 600 V due to breakdown limitations in the package. For temperatures up to 250 o C, the leakage current at 600 V remained at around 0.1 µA, which increased to approximately 1.5 µA, which corresponds to a current density of approximately 32 µA/cm 2 , at 300 o C. This suggests that the JFET can be safely operated at temperatures up to 300 o C. Fig. 6(b) shows the off-state characteristics of the 4H-SiC DMOSFET. A V GS of 0 V was used for the measurement. The DMOSFET leakage current was comparable to that of the JFET at low temperatures, but a C. This result suggests that although the 4H-SiC DMOSFET can provide acceptable performance, 4H-SiC JFETs are the preferred devices for higher temperature applications.
Summary
SiC devices are capable of high temperature operation due to the very wide bandgap and low leakage current in the reverse biased pn junctions. Two types of power switching devices -JFETs and DMOSFETs -were presented in this paper. The 4H-SiC JFET demonstrated excellent high temperature characteristics, and showed very stable operation for temperatures up to 300 o C. 4H-SiC DMOSFETs showed a temperature insensitive on-resistance, which makes the device very attractive for switch mode power supply applications, and demonstrated its capability to operate at 300 o C. However, the increased leakage current of the 4H-SiC DMOSFETs indicates that the 4H-SiC JFETs are the preferred devices for higher temperature applications. With the use of suitable circuit topologies and further development of fabrication technology, these two devices can enable high performance, high temperature power electronic applications which are not possible with devices in conventional semiconductor materials. A maximum drain bias of 600 V was used, and a V GS of -33 V was used for the JFET and a V GS of 0 V was used for the DMOSFET.
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